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ABSTRACT
The biristor is a device that has interesting I-V char-
acteristics. When it is current driven the reference
device exhibits neural spiking. This neural spiking
is characterized by a differing voltage at a steady
current. If all of the devices on the chip that was de-
signed exhibit this neural spiking behavior it has the
potential of being used as a nueromorphic chip given
its layout. The other method of operation is one in
which a hysteresis loop is formed. This hysteresis
loop can be used for hardware based encryption.
This is because the device acts differently to the
same stimulus based on previous results. The biris-
tor that was fabricated at RIT was a vertical device
modeled after the work of Dr. Jin Woo Han and Dr.
Meyyapan however it did not appear to have either
of these two operating modes and instead appeared
to exhibit two stable operating states. The devices
that were fabricated at RIT were significantly larger
by a factor of roughly 5 in the smallest case than
those fabricated by Han and Meyyapan. The sweep
from low to high results in higher current while the
sweep from high to low results in significantly lower
current. This different result leads to the question
of whether process variability or device size lead to
a difference in I-V characteristics.
Keywords: Biristor, Hysteresis, Hardware Based En-
cryption, Neural Network Computing, Nueromorphic
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1. INTRODUCTION
The biristor is an interesting device to study because it
has several different applications. The structure of the
biristor is that of a double diode. In this case the device
that was fabricated was N+PN. In Figure 1 you can see
the cross section of the device that was fabricated.
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Figure 1. Biristor Structure
The first application that will be discussed is neural
network computing. In neural network computing as
opposed to regular computing each device in the sys-
tem interacts with multiple devices downstream. This
summation of different signals from the various devices
sum together to form a new signal that has a value
that is dependent on the strength of the signals from
the previous neurons. As the computer solves the same
problem the memory of the devices theoretically will
begin to adapt to the problem and adjust the strength
of the signals in way that decreases computation time.
Additionally the neuromorphic computers are consid-
ered to highly power efficient because of the fact that
they operate in the nA range for the individual devices.
Another major application of the biristor is its possi-
ble use in hardware based encryption. This is based on
the fact that observes a hysteresis based effect that cre-
ates two distinct current paths depending on the volt-
age that has been applied to the device. There is a
period of time where the resistance is high up to a dis-
tinct latch up point where the resistance is reduced.
The resistance remains reduced until the voltage drops
below a certain threshold or the carrier concentration
change that induced the change in resistance dissipates.
The reason why this sort of hysteresis can be used for
encryption is it forces the devices that follows after it
to possess memory as well. This allows one to inte-
grate memory into a previously static system. There-
fore, one could use this to create a layer of defense in
front of non-volatile memory. In Figure 2 the biristor
I-V curves found by Dr. Jin-Woo Han
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Figure 2. Current and Voltage Characteristics for the Biris-
tor1
2. EXPERIMENTAL PROCEDURE
The device that was fabricated could be used as a neu-
romorphic chip for computing if all of the devices on
chip exhibit functioning neural spiking behavior. The
first step in creating this device was to design the mask
for the implants, contact cuts and metal layers. In Fig-
ure 3 illustrates the design layout that promotes the
neuromorphic computing application.
Figure 3. Neuromorphic Chip Design
The individual device design can be shown below in
Figure 4.
Figure 4. Biristor Device Mask View
The next step of fabricating the device was the ac-
tual fabrication portion of the device. This began with
a RCA clean of the blank wafers. From there, zero level
alignment marks were placed onto the wafer for future
alignment steps. After the alignment marks were added
6000Angstroms of TEOS oxide was deposited to act as
part of the mask for the deep phosphorous implant.
Next photoresist was patterned to add an additional
layer for the phosphorous implant. After the 1xE14
cm-3 500keV implant of phosphorous the masking layer
was removed. Then a new masking layer of photo re-
sist was paterened for the arsenic and boron implants.
The parameters for the arsenic implant was 3xE15 cm-
3 80keV and the parameters for the boron implant were
8xE13 cm-3 100keV. Below in Figure 5 the ion implant
profile and the etch endpoint can be seen as well as the
method of etch control.
Figure 5. Negative Resist Protective Layer Pillar Etch2
The results of the etching was tested using a Tencor
P2 profilometer which resulted in several etches with a
maximum etch depth of 5200A. These devices have yet
to be completed and will be available for testing results
in future works by Dr. Kurinec. The 2nd and 3rd to last
steps involve the deposition of oxide and then the cre-
ation of contact cuts to the emitter and collector. Two
different methods of deposition of aluminum were tried.
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The first method of evaporation resulted in a layer that
was too thick for practical etching considerations due
to design miscalculation. As can be seen in the Fig-
ure 5 some of the wafers were monolayer doped. Then
a second method of sputtering was utilized to obtain
a thickness of metal that was appropriate. This new
thickness was 1200Angstroms. In order to achieve the
0.5um resist lines on the ASML stepper on an aluminum
backing a FEM was performed and the result indicated
that 170mJ was the appropriate exposure dose. After
the FEM was performed two dummy wafers were coated
as well as a device wafer and through experimentation
an etch time of 65s was determined. The aluminum
etch was difficult to optimize as the etch rate is non-
linear and if the process is interrupted and restarted it
does not etch at the same rate as it did before due to
corrosion.
3. RESULTS
Devices were then imaged using a SEM and were tested
for IV characteristics. Below in Figure 6 and 7 the SEM
images can be seen from both the 950X magnification
and the 20,000X magnification.
Figure 6. Biristor at 950X Magnification
Figure 7. Biristor at 20000X
The I-V characteristics of this device were novel. As
the voltage was swept from -10V to 10V the current
began in the negative and eventually became positive.
When the voltage is swept from 10V to -10V the result
was a curve whose slope was parallel however there was
an offset in the current. This can be seen in the curve
shown below in both linear scale in Figure 8 and in log
scale in Figure 9. These device results were found using
the 2.7um by 2.7um pillar device.
Figure 8. Hysteresis Curve of Biristor 10V
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Figure 9. Log Scale I-V Curve
A second sweep was preformed driving voltage from
-5V to 5V and from 5V to -5V. The current behavior
mirrored the previous hysteresis loop however the curve
was offset by a several nA.
Figure 10. Hysteresis Curve of Biristor 5V
An additional I-V characterisitics that was obtained
showed a different set of behavior. This could poten-
tially have to do with non-uniformity in the etch or
other processes. It appeared to have lessened resistance
in the forward drive than in the backward.
Figure 11. Alternate I-V Curve
Other devices that were tested appeared to have a
spiky current characteresistic in the nA range as voltage
was applied to them. However, this will have to be
investigated further to determine whether this was a
noise signal or if it was in fact another operating mode.
4. CONCLUSION
Overall, the devices that were fabricated in this pos-
sessed I-V curves that displayed elements of hysteresis.
If after further testing the devices exhibit neural spik-
ing they can be used to create a neuromorphic chip. In
coming days additional devices will be tested for neu-
ral spiking behavior. Given the delicate nature of the
fabrication of these devices many did not perform as ex-
pected. None of the devices tested exhibited the same
electrical characteristics of the reference paper however,
this could easily be due to manufacturing dissimilarities
and other factors.
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